Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/2385| Title: | FPGA implementation of turbo decoders with various decoding algorithms | Authors: | Lu, Shanguo. | Keywords: | DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition | Issue Date: | 2001 | Abstract: | This thesis is aimed to implement turbo decoder with various iteratie decoding algorithms, and to compare their hardware requirements, speeds achievable and error performances. | URI: | http://hdl.handle.net/10356/2385 | Schools: | School of Computer Engineering | Rights: | Nanyang Technological University | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
| Appears in Collections: | SCSE Theses |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| LuShanguo01.pdf Restricted Access | Main report | 3.6 MB | Adobe PDF | View/Open |
Page view(s) 50
611
Updated on Mar 16, 2025
Download(s)
8
Updated on Mar 16, 2025
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.