Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/2385
Title: FPGA implementation of turbo decoders with various decoding algorithms
Authors: Lu, Shanguo.
Keywords: DRNTU::Engineering::Computer science and engineering::Computing methodologies::Pattern recognition
Issue Date: 2001
Abstract: This thesis is aimed to implement turbo decoder with various iteratie decoding algorithms, and to compare their hardware requirements, speeds achievable and error performances.
URI: http://hdl.handle.net/10356/2385
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Theses

Files in This Item:
File Description SizeFormat 
LuShanguo01.pdf
  Restricted Access
Main report3.6 MBAdobe PDFView/Open

Page view(s) 50

339
checked on Sep 22, 2020

Download(s) 50

7
checked on Sep 22, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.