Power-balanced instruction scheduling for pipelined VLIW architectures
Date of Issue2006
School of Computer Engineering
The focus of this thesis is on techniques for minimizing power variation for the duration of the whole program.
DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures
Nanyang Technological University