Please use this identifier to cite or link to this item:
Title: Optional layout of input / output protection devices
Authors: Liu, Po Ching.
Siek, Liter.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic apparatus and materials
Issue Date: 2000
Abstract: This project was initiated for the effective design and layout of input protection devices. Scope of this work includes setting up prototype ESD testing environment, studying the layout of commercial chips and the ESD threshold voltages, then test our own design on the chip fabricated.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Research Reports (Staff & Graduate Students)

Files in This Item:
File Description SizeFormat 
  Restricted Access
2.05 MBAdobe PDFView/Open

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.