Please use this identifier to cite or link to this item:
Title: Development of IEEE 802.11a wireless LAN test-bed
Authors: Law, Choi Look
Guan, Yong Liang
Basuki Endah Priyanto
Li, Kwet Pin Chi Van
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Wireless communication systems
Issue Date: 2004
Abstract: An IEEE 802.1la WLAN test-bed is being developed. The test-bed aims to provide a FPGA (field programmable gate array) development platform that allows individual PHY functional blocks to be investigated. This report presents the FPGA implementation of the IEEE 802.1la physical layer. The WLAN transceiver system is first designed using the ADS software where design parameters are carefully determined to meet the standard requirements before proceeding to FPGA implementation. The implementation covers the OFDM base-band modulator-demodulator, scrambler, interleaving, convolutional encoder and Viterbi decoder. With a theoretical internal clock rates as high as 400MHz, the selected FPGA chips provide a suitable programmable hardware platform for achieving the high data rate requirements of 54Mbps in this WLAN test-bed.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Research Reports (Staff & Graduate Students)

Files in This Item:
File Description SizeFormat 
  Restricted Access
3.17 MBAdobe PDFView/Open

Page view(s) 50

Updated on May 15, 2021


Updated on May 15, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.