Please use this identifier to cite or link to this item:
Title: Asynchronous pipelined macrocell design for high speed digital applications
Authors: Sin, Tze Yee.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2003
Abstract: Since the beginning of the digital era, synchronous methodology has overtaken digital system design for its simplicity in implementation. The synchronous global clock, however, may become a major problem as technology scales. This rekindles the interest of asynchronous design methodology, which has long been losing its edge because of relatively more subtle design concepts and associative circuit overhead due to extra control (handshake) signaling.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
11.41 MBAdobe PDFView/Open

Page view(s) 5

checked on Sep 29, 2020

Download(s) 5

checked on Sep 29, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.