Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/3315
Title: Design of CMOS low noise amplifiers
Authors: Chan, Kok Lim.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2000
Abstract: The design of fully-integrated LNAs (Low Noise Amplifiers) using CMOS technology is explored in this thesis. The LNA, being the first stage in the receiving path, is an important building block of a single-chip transceiver. The primary goal for the LNA is to minimize the noise figure of the receiver. In addition, it also helps to perform some image-attenuation and to increase the immunity of the front-end to the low frequency digital baseband signal. Unlike the traditional microwave/RF LNA design where the design procedures are well established, the design of CMOS LNA is still very much in its infancy. The design of a CMOS LNA presents a considerable challenge because of its simultaneous requirement for high gain, low noise figure, good linearity, good input and output matching and unconditional stability at the lowest power consumption. The lack of high quality passive components and the inadequate modeling of the noise sources of the transistor further complicate the design.
URI: http://hdl.handle.net/10356/3315
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
EEE-THESES_119.pdf
  Restricted Access
13.32 MBAdobe PDFView/Open

Page view(s) 20

227
checked on Sep 26, 2020

Download(s) 20

10
checked on Sep 26, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.