Please use this identifier to cite or link to this item:
Title: Timing analysis of interconnect networks
Authors: Cao, Yi
Keywords: DRNTU::Engineering::Computer science and engineering::Computer systems organization::Computer-communication networks
Issue Date: 2006
Source: Cao, Y. (2006). Timing analysis of interconnect networks. Doctoral thesis, Nanyang Technological University, Singapore.
Abstract: Timing analysis of high-order networks has been an important issue in system study. The delay is one of the important parameters to characterize a system and can be obtained from the transfer function of the system. With smaller feature sizes and increasing clock frequencies of today's semiconductor technology, interconnections between logic gates may actually be the dominant contributors of delay. In addition, interconnect effects such as ringing, reflection, crosstalk, dispersion and attenuation may corrupt logic signals and degrade system performance. These effects are not always handled appropriately, accurately or efficiently by the present levels of circuit simulators.
Description: 195 p.
DOI: 10.32657/10356/35722
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Theses

Files in This Item:
File Description SizeFormat 
SCE_THESES_1.pdf24.29 MBAdobe PDFThumbnail

Page view(s) 50

Updated on May 9, 2021

Download(s) 20

Updated on May 9, 2021

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.