Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/3757
Title: Layout design for input/output transistors
Authors: Wong, David Wing Fatt.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2001
Abstract: In this project, the performance of area-efficient CMOS buffers using the octagon-type and circle-type layout for both NMOS and PMOS transistors are investigated. The performance criteria include the efficient use of layout area, output driving/ sinking capability and ESD robustness.
URI: http://hdl.handle.net/10356/3757
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
EEE-THESES_1588.pdf
  Restricted Access
4.3 MBAdobe PDFView/Open

Page view(s) 5

412
checked on Oct 27, 2020

Download(s) 5

6
checked on Oct 27, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.