Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/3845
Title: Design of a low-voltage input-output rail-to-rail CMOS buffer
Authors: Yang, Wenjie
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Issue Date: 2006
Abstract: The objective of this project is to design a buffer, which is able to work below a supply of 1.5 V typical and remain in operation even at 1.2 V or lower in the worst case for use in bond pad designs.
URI: http://hdl.handle.net/10356/3845
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
EEE-THESES_1667.pdf
  Restricted Access
8.06 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.