Please use this identifier to cite or link to this item:
Title: Design of frequency divider for 5GHz frequency synthesizers
Authors: Sanu Sanu Bhavan Mohammed.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2007
Abstract: Wireless LAN systems in the 5 to 6 GHz range are considered as the leading standards for high rate data transmissions such as IEEE 802.11a, HiperLAN II. Since these data communication standards are mostly used for mobile operations, power consumption and speed of operation become an issue. The Frequency synthesizer used in these radio transceivers is usually implemented by a Phase Locked Loop. The frequency synthesizer is one of the critical blocks in the transceiver and account for the major power consumption block.
Description: 71 p.
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
5.59 MBAdobe PDFView/Open

Page view(s)

Updated on Jun 24, 2024


Updated on Jun 24, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.