Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/40490
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGoh, Jia Jun.-
dc.date.accessioned2010-06-16T02:46:29Z-
dc.date.available2010-06-16T02:46:29Z-
dc.date.copyright2010en_US
dc.date.issued2010-
dc.identifier.urihttp://hdl.handle.net/10356/40490-
dc.description.abstractElectrostatic discharge (ESD) is the momentary electric current that flows between two objects of different electrical potentials. It is the result of static charge build-up on at least one of the objects, and this charge is often sufficiently large enough to cause catastrophic or latent defect failures to integrated circuits in the semiconductor industry. Despite advancements in ESD protection, ESD still affects production yields, manufacturing costs, product quality, reliability and profitability. In addition, as a result of electronic devices becoming faster and smaller in scale, their sensitivity to ESD has actually increased. Hence, it is apparent that more work needs to be done to investigate and characterize ESD failure in integrated circuits. With more foundries using automated component handling systems that reduce the need for human operators, it is clear that the focus needs to be based on a device level test, the Charged Device Model (CDM). CDM currents have risetimes that can be as fast as 100 picoseconds and pulse widths of less than 1 nanosecond wide, yet can have peak currents exceeding 10A. This high speed CDM event creates rapidly changing current and voltages in ESD protection circuits, thus understanding their high speed response is of great significance. Therefore, in addition to a CDM Tester that we will use in this project, we will utilize a Very Fast Transmission Line Pulse (VFTLP) machine to simulate the CDM event. By doing so, we hope to be able to find similarities and possible correlation between transistors zapped by CDM and VFTLP. Furthermore, by comparing I-V curves and photoemission between normal and silicon Nanowire Thin-Film Transistors (NWTFT), we seek to compare and contrast ESD damage caused by the two machines. Finally, by using these results, we hope to be able to refine current ESD failure characterization techniques to keep up with the evolving needs of the semiconductor industry.en_US
dc.format.extent77 p.en_US
dc.language.isoenen_US
dc.rightsNanyang Technological University-
dc.subjectDRNTU::Engineeringen_US
dc.titleCharacterization of failure in integrated circuit due to electrostatic discharge (ESD)en_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorTan, Cher Mingen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeBachelor of Engineeringen_US
dc.contributor.organizationA*STAR SIMTechen_US
dc.contributor.supervisor2Kok, Shaw Weien_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
eB2132-091.pdf
  Restricted Access
1.79 MBAdobe PDFView/Open

Page view(s)

335
Updated on Aug 7, 2022

Download(s)

10
Updated on Aug 7, 2022

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.