Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/40717
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Tedjaseputro, Stefanus. | - |
dc.date.accessioned | 2010-06-18T06:08:39Z | - |
dc.date.available | 2010-06-18T06:08:39Z | - |
dc.date.copyright | 2010 | en_US |
dc.date.issued | 2010 | - |
dc.identifier.uri | http://hdl.handle.net/10356/40717 | - |
dc.description.abstract | DC-DC Converter has been popular nowadays due its use in fast emerging market of portable devices and it is used primarily to step down or step up the input voltage to a constant output voltage. In current technology, most of portables devices are getting smaller and the manufacturer pack many utilities inside them. Hence, a compact DC-DC Converter will be attractive in the sense that it achieves high performance while still addressing the low cost design issues. Faster response of the DC-DC Converter is also needed to protect the supplied circuit. Previously for current-mode DC-DC converter, an error amplifier and voltage comparator are mandatory blocks and the designers’ choice. This project offers an alternative by using a current comparator to compare the feedback signals. Furthermore, the design of the current sensing block is simplified. Full transistor design of current-mode DC-DC using voltage comparator and current comparator are done in this project. A fair comparison between these two topologies is done in 0.18μm CMOS process. The operating frequency is 1 MHz and the supply voltage is 2.8-3.6V. The new topology has around 40% improvement in transient response and 36% improvement in output voltage change compare to the current topology. Improved load and line regulation are also observed in the simulation. The output ripple voltage is about 6-8 mV with 8μH inductor and 8μF capacitor. The power efficiency is over 80% for load current 100 to 400mA. | en_US |
dc.format.extent | 86 p. | en_US |
dc.language.iso | en | en_US |
dc.rights | Nanyang Technological University | - |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits | en_US |
dc.title | Design and implementation of a compact CMOS DC-to-DC converter | en_US |
dc.type | Final Year Project (FYP) | en_US |
dc.contributor.supervisor | Chan Pak Kwong | en_US |
dc.contributor.school | School of Electrical and Electronic Engineering | en_US |
dc.description.degree | Bachelor of Engineering | en_US |
dc.contributor.research | Centre for Integrated Circuits and Systems | en_US |
item.grantfulltext | restricted | - |
item.fulltext | With Fulltext | - |
Appears in Collections: | EEE Student Reports (FYP/IA/PA/PI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
EB2013-091.pdf Restricted Access | 1.38 MB | Adobe PDF | View/Open |
Page view(s) 50
541
Updated on Apr 27, 2025
Download(s) 50
26
Updated on Apr 27, 2025
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.