Please use this identifier to cite or link to this item:
Title: Design and analysis of redundant binary booth multipliers
Authors: He, Ya Juan
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Issue Date: 2008
Source: He, Y. J. (2008). Design and analysis of redundant binary booth multipliers. Doctoral thesis, Nanyang Technological University, Singapore.
Abstract: Multiplication is a fundamental operation in most arithmetic computing systems. Over the last few decades, Redundant Binary (RB) number has emerged as a key internal format to speed up the partial product accumulation of treestructured parallel multipliers due to its carry-free property and regularity in Very Large Scale Integrated (VLSI) implementation. In this thesis, the high performance energy-efficient multiplication operation has been investigated based on three key constituent components of the RB Booth multiplier architecture.
DOI: 10.32657/10356/41412
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
HeYajuan08.pdf6.73 MBAdobe PDFThumbnail

Page view(s) 5

Updated on Mar 7, 2021

Download(s) 10

Updated on Mar 7, 2021

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.