Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/41807
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lo, Vui Lip | en |
dc.date.accessioned | 2010-08-13T00:56:25Z | en |
dc.date.available | 2010-08-13T00:56:25Z | en |
dc.date.copyright | 2008 | en |
dc.date.issued | 2008 | en |
dc.identifier.citation | Lo, V. L. (2008). Study of breakdown in ultrathin gate dielectrics in nanoscale MOSFETs. Doctoral thesis, Nanyang Technological University, Singapore. | en |
dc.identifier.uri | https://hdl.handle.net/10356/41807 | en |
dc.description.abstract | Progressive breakdown has been found to provide an extra post-breakdown reliability margin for devices with ultrathin gate oxide. It is primarily constituted by two major regions, which are digital and analog breakdown. In this project, the progressive breakdown in the ultrathin gate oxide is thoroughly characterized and studied using different novel approaches. A K-cyc1e multiple-stage constant-voltage stress has been employed to study the behaviors of the gate leakage current (Ig) at different stages of the progressive breakdown under various conditions. A critical gate voltage (Vcrit) is found to demarcate the evolution of Ig during the progressive breakdown. For a gate voltage (Vg ) smaller than Vcrit, the digital breakdown dominates for which Ig digitally fluctuates with no apparent net increase. For Vg larger than Vcrit, Ig rapidly evolves into a stable high leakage state, indicating that the analog breakdown starts to prevail. The transition of the digital breakdown into the analog breakdown is irreversible. This transition can rarely occur if Vg does not exceed Vcrit. This brings a significant impact on the degradation rate of Ig (dIg/dt) at nominal operating voltages (Vop). | en |
dc.format.extent | 223 p. | en |
dc.language.iso | en | en |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering::Nanoelectronics | en |
dc.title | Study of breakdown in ultrathin gate dielectrics in nanoscale MOSFETs | en |
dc.type | Thesis | en |
dc.contributor.supervisor | Tung Chih Hang | en |
dc.contributor.supervisor | Pey Kin Leong | en |
dc.contributor.school | School of Electrical and Electronic Engineering | en |
dc.description.degree | DOCTOR OF PHILOSOPHY (EEE) | en |
dc.identifier.doi | 10.32657/10356/41807 | en |
item.fulltext | With Fulltext | - |
item.grantfulltext | open | - |
Appears in Collections: | EEE Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
LoVuiLip08.pdf | 15.52 MB | Adobe PDF | View/Open |
Page view(s)
423
Updated on Mar 28, 2024
Download(s) 20
289
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.