Please use this identifier to cite or link to this item:
Title: Low power reconfigurable receiver architectures for migrating software defined radio technology from base stations to handsets
Authors: Vinod Achutavarrier Prasad
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Wireless communication systems
Issue Date: 2009
Abstract: The objective of this research project is to develop low power reconfigurable receiver architectures for migrating Software Defined Radio (SDR) technology from base stations to handsets. We address the issues related to the additional area and power constraints imposed by the resource-constrained handsets, which is a major design challenge in migrating SDR from base stations to handsets. Concepts from the generalized sampling theory for non-bandlimited signals has been combined with the theory for sampling signals with finite rate of innovation to study the minimum sampling rate requirements for signals in shift invariant spaces. We have established the formal relationship between the rate of innovation of the signal and the sampling kernel for perfect reconstruction. We showed through some examples that our proposed method to calculate the rate of innovation is accurate and the way to identify a suitable sampling kernel to achieve minimum sampling is valid. Our further work focused on proposing new low complexity architectures for SDR channelizer, which is the most computationally intensive block in the digital front-end. We have proposed a new Common Subexpression Elimination (CSE) technique based on binary representation of filter coefficients which resulted in better reduction of channel filter complexity than existing methods proposed in literature. The proposed CSE method produces filters with fewer adders without increasing the delay. New methodologies have been developed for the design of reduced complexity high-speed digital filters. The methods are applicable to other relevant digital signal processing problems that can be transformed to a MCM model. A new Hamming Weight Pyramid (HWP) analytical structure has been proposed to analyze the properties of canonical signed digit (CSD) numbers. These properties have been exploited to develop elegant algorithm for the direct conversion of decimal number to CSD form, and overcome the limit imposed on n-Dimensional Reduced Adder Graph (RAG-n) algorithm.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Research Reports (Staff & Graduate Students)

Files in This Item:
File Description SizeFormat 
  Restricted Access
377.29 kBAdobe PDFView/Open

Page view(s) 5

checked on Oct 22, 2020

Download(s) 5

checked on Oct 22, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.