dc.contributor.authorFang, Yuen_US
dc.date.accessioned2008-09-17T09:47:33Z
dc.date.accessioned2017-07-23T08:31:46Z
dc.date.available2008-09-17T09:47:33Z
dc.date.available2017-07-23T08:31:46Z
dc.date.copyright2005en_US
dc.date.issued2005
dc.identifier.citationFang, Y. (2005). Novel sampling process with low harmonic distortion for a digital class D amplifier. Master’s thesis, Nanyang Technological University, Singapore.
dc.identifier.urihttp://hdl.handle.net/10356/4243
dc.description.abstractDigital Class D amplifiers offer the advantages of higher power efficiency and reduced hardware (when connected to a digital input source) compared to conventional classical linear amplifiers such as Class A and Class AB amplifiers. These attributes are particularly advantageous in applications whose critical parameters include micropower low-voltage operation and small integrated circuit (IC) area. In this dissertation, we investigate the sampling processes and pulse generators for a Pulse Width Modulator (PWM) for a digital Class D amplifier.en_US
dc.rightsNanyang Technological Universityen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
dc.titleA novel sampling process with low harmonic distortion for a digital class D amplifieren_US
dc.typeThesisen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.contributor.supervisorChang Joseph Sylvester
dc.contributor.supervisorGwee Bah Hweeen_US
dc.description.degreeMASTER OF ENGINEERING (EEE)en_US
dc.identifier.doihttps://doi.org/10.32657/10356/4243


Files in this item

FilesSizeFormatView
EEE-THESES_298.pdf9.243Mbapplication/pdfView/Open

This item appears in the following Collection(s)

Show simple item record