Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/4273Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Gao, Xiao Fang | en_US |
| dc.date.accessioned | 2008-09-17T09:48:08Z | |
| dc.date.available | 2008-09-17T09:48:08Z | |
| dc.date.copyright | 2001 | en_US |
| dc.date.issued | 2001 | |
| dc.identifier.uri | http://hdl.handle.net/10356/4273 | |
| dc.description.abstract | This report is about the Silicon-on-insulator (SOI) technology. | en_US |
| dc.rights | Nanyang Technological University | en_US |
| dc.subject | DRNTU::Engineering::Electrical and electronic engineering::Semiconductors | |
| dc.title | Fabrication of partial SOI power structures | en_US |
| dc.type | Thesis | en_US |
| dc.contributor.supervisor | Tan, Cher Ming | en_US |
| dc.contributor.school | School of Electrical and Electronic Engineering | en_US |
| dc.description.degree | Master of Engineering | en_US |
| item.grantfulltext | restricted | - |
| item.fulltext | With Fulltext | - |
| Appears in Collections: | EEE Theses | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| EEE-THESES_324.pdf Restricted Access | 2.19 MB | Adobe PDF | View/Open |
Page view(s) 50
474
Updated on Apr 18, 2025
Download(s)
3
Updated on Apr 18, 2025
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.