Please use this identifier to cite or link to this item:
Title: VLSI implementation of a parser for MPEG-2 systems program stream
Authors: Ashwin Pai Ballambettu.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic systems
DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems
Issue Date: 2005
Abstract: This report presents the VLSI design and implementation of a Parser for Program Stream of MPEG2 System Layer. The MPEG2 Program Stream Syntax, the Parser architecture, HDL implementation, simulation, synthesis and design timing analysis are discussed in detail.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
11.21 MBAdobe PDFView/Open

Page view(s) 5

checked on Sep 28, 2020

Download(s) 5

checked on Sep 28, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.