Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/4305| Title: | Median filtering for image denoising with FPGA implementation | Authors: | Gong, Wei. | Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Electronic systems::Signal processing | Issue Date: | 2003 | Abstract: | In this thesis, FPGA is chosen as the implementation platform based on an XSV-800 Virtex prototyping board from XESS Corporation. The focus of this thesis consists of three main parts: image acquisition, median filtering and image display, as well as two auxiliary parts. | URI: | http://hdl.handle.net/10356/4305 | Schools: | School of Electrical and Electronic Engineering | Rights: | Nanyang Technological University | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
| Appears in Collections: | EEE Theses |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| EEE-THESES_353.pdf Restricted Access | 3.57 MB | Adobe PDF | View/Open |
Page view(s) 50
661
Updated on May 7, 2025
Download(s)
10
Updated on May 7, 2025
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.