Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/45462
Title: Low power flip-flop circuits for high performance systems
Authors: Leong, Chooi Sze.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2011
Abstract: With the vast advancement in VLSI technology, tens of millions of transistors are integrated on a single chip and the number of transistors will continue to increase in years to come. In line with the increasing demand of portable applications in high speed circuits, power consumption has become one of the main problems in achieving high performance systems. Clocked storage elements such as latch and flip-flop designs have been challenging, to achieve low power design while sustaining high-speed performance and small-area consumption.
URI: http://hdl.handle.net/10356/45462
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
EA2047-101.pdf
  Restricted Access
1.42 MBAdobe PDFView/Open

Page view(s) 20

313
checked on Oct 23, 2020

Download(s) 20

8
checked on Oct 23, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.