Please use this identifier to cite or link to this item:
Title: Asynchronous-logic 8051 microcontroller and circuits : dynamic voltage control
Authors: Chang, Kok Leong.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2011
Abstract: This thesis pertains to digital-logic design methodologies/approaches that yield robust error-free energy-efficient digital-logic circuits/systems for full-range Dynamic Voltage Control (DVC), including at wide operation and variation spaces. The first part pertains to an investigation and design (including realization thereof) of a synchronous-logic 8051 microcontroller core and a proposed asynchronous-logic 8051 microcontroller core for full-range DVC and at wide operation and variation spaces. A salient aspect of said first part is the embodiment of standard library cells for sake of equitable benchmarking with the synchronous-logic counterpart – such cells are not optimized for asynchronous-logic Quasi-Delay-Insensitive realization. Hence, the second part pertains to the proposal of an asynchronous-logic Quasi-Delay-Insensitive realization approach for full-range DVC and at wide operation and variation spaces. The investigations and design proposals presented in this thesis are useful as they provide digital-logic circuit/system IC designers useful insight into the basis of selecting the appropriate digital-logic design philosophies/approaches that yield robust error-free operation for full-range DVC and at wide operation and variation spaces.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
2.05 MBAdobe PDFView/Open

Page view(s) 50

Updated on Nov 26, 2020

Download(s) 1

Updated on Nov 26, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.