Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/45759
Title: Design of a low noise amplifier
Other Titles: Low noise amplifier design.
Authors: Tang, Di.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2010
Abstract: This report is to show the work on designing a low noise amplifier with required specification. This is an LNA RFIC design project report. The topology chosen in the student’s design is Single-ended Cascode LNA. There is a DC power supply of 1.2 V, and current drain is less than 5mA. It will be operated at the frequency between 3.696GHz and 4.422GHz. It had a measured gain of 12dB and a bandwidth of 528 GHz. Its input and output return loss is less than -10dB. Its Noise figure is below 2.5dB. The third and second order input intercept point: IIP3 (dBm) > 5, IIP3 (dBm).
URI: http://hdl.handle.net/10356/45759
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
Design of a Low Noise Amplifier.pdf
  Restricted Access
939.6 kBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.