Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/46011
Title: Low-power comparator-based pipelined ADC
Authors: Liew, Tien Wei.
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2011
Abstract: Technology scaling has caused many issues for analog design. The op-amp based pipelined ADC which using the charge transfer technique using high gain, high speed manner had become an issue when the scaling down of device size and supply voltage occur. This project study a comparator based pipelined ADC which uses a zero crossing detector circuit for special case comparator. By using the zero crossing detector circuit, this circuit claim to have high speed, low power and suitable to be used in a 0.18um technology with 1.8V power supply. This report include the result of simulation of the comparator based pipelined ADC using a zero crossing detector under cadence environment with CSM018IC technology.
URI: http://hdl.handle.net/10356/46011
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
eb2106-101.pdf
  Restricted Access
1.12 MBAdobe PDFView/Open

Page view(s) 1

228
Updated on Dec 4, 2020

Download(s) 50

16
Updated on Dec 4, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.