Please use this identifier to cite or link to this item:
Title: Simulation and optimisation of a tunneling field effect transistor
Authors: Neo, Samuel Choon Wee
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Microelectronics
Issue Date: 2011
Abstract: This report details the operating principles and physics governing a vertical silicon nanowire (SiNW) based tunneling field effect transistor (TFET). It also explores areas in which the TFET performances could be improved and optimized. Although a SiNW based TFET has its improvements over MOSFET in certain areas, it has its own limitations. Its primary advantages over MOSFET are that its subthreshold swing is not limited to 60mV/dec and is largely temperature independent. It can also be fabricated to sub 22nm gate length with almost no drain induced barrier lowering effect, meaning it experience extremely negligible leakage current. Its general Ion/Ioff ratio is about 106 times or more. However, the biggest limitation of SiNW based TFET is its extremely low drive current. Factors affecting its drive current are explored in this report and with these critical factors in mind; ways to optimize its performance is further explored through computer aided simulations. With all its advantages of being a much smaller structure than conventional MOSFETs, meaning it can have a higher packing density and its extremely low leakage power, the SiNW based TFET is definitely a very strong candidate to become the building block of next generation’s ultra-power and high density application.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
566.64 kBAdobe PDFView/Open

Page view(s)

Updated on Oct 17, 2021


Updated on Oct 17, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.