Please use this identifier to cite or link to this item:
Title: Interface characterization of wafer bonding
Authors: Sun, Lina
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2009
Source: Sun, L. (2009). Interface characterization of wafer bonding. Master’s thesis, Nanyang Technological University, Singapore.
Abstract: Wafer bonding technology presents one way of fabricating power diode devices directly rather than in a semiconductor bulk. It provides an effective way with great potential for the power diode mass production. However, for practical applications of wafer bonding technique, it is important to determine the optimized process conditions to achieve good electrical performance.
Description: 189 p.
DOI: 10.32657/10356/46809
Schools: School of Electrical and Electronic Engineering 
Rights: Nanyang Technological University
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
EEE_THESES_154.pdf16.26 MBAdobe PDFThumbnail

Page view(s) 50

Updated on Jun 16, 2024

Download(s) 10

Updated on Jun 16, 2024

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.