Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorYe Myat Thu.en_US
dc.description58 p.en_US
dc.description.abstractAs the feature size of the transistor gate reduces, the on-chip clock frequency can increase. The circuit design with conventional synchronous design method becomes a challenging task with regards to clock distribution and skew, especially at high clock frequencies. Furthermore, the power delivery and noise issues become more severe. A fully asynchronous design method could overcome these problems but suffers from significant overhead in terms of execution time and hardware. Moreover, the asynchronous design suffers the lack of design tools. The GALS based approach partitions the system into synchronous modules and uses a handshake protocol for communications. Hence, GALS uses a divide-and-conquer approach that significantly improves the design efficiency [12]. The synchronous modules are encapsulated in order to further reduce the complexity.en_US
dc.rightsNanyang Technological Universityen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Electronic circuitsen_US
dc.titleTest methods for gals processoren_US
dc.contributor.supervisorGwee Bah Hweeen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Electronics)en_US
item.fulltextWith Fulltext-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
  Restricted Access
6.07 MBAdobe PDFView/Open

Page view(s)

Updated on Nov 30, 2020

Download(s) 50

Updated on Nov 30, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.