Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/46911
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMohan Rajesh Elara.en_US
dc.date.accessioned2011-12-27T05:44:17Z-
dc.date.available2011-12-27T05:44:17Z-
dc.date.issued2011-
dc.identifier.urihttp://hdl.handle.net/10356/46911-
dc.description145 p.en_US
dc.description.abstractThe trend towards greater integration of hardware continues, with the attendant benefits of increased density, speed, manufacturability, and reliability. When the updating of an existing design to a new hardware technology becomes necessary, its adaptation must allow for the differences in speed, structure and function of the new hardware medium. With the appearance of hardware description languages and the powerful EDA tools now available, the prospect of speeding up such a process appears plausible.en_US
dc.rightsNanyang Technological Universityen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen_US
dc.titleExperimenting with FPGAen_US
dc.typeThesisen_US
dc.contributor.supervisorOoi Tian Hocken_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Consumer Electronics)en_US
item.fulltextWith Fulltext-
item.grantfulltextrestricted-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
EEE_THESES_246.pdf
  Restricted Access
10.66 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.