Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/47486
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSaurav Bhattacharyya.en_US
dc.date.accessioned2011-12-27T08:26:11Z-
dc.date.available2011-12-27T08:26:11Z-
dc.date.copyright2006
dc.date.issued2006-
dc.identifier.citationSaurav, B. (2006). Design space exploration for algorithm analysis and hardware architecture optimization. Master’s thesis, Nanyang Technological University, Singapore.
dc.identifier.urihttp://hdl.handle.net/10356/47486-
dc.description149 p.en_US
dc.description.abstractDesigning embedded systems products is an increasingly challenging proposition due to multiple functional and non-functional constraints posed to design architects. Amongst non-functional constraints, the non-recurring engineering cost (NRE) and time to market (TTM) take a high precedence in decisions to be taken at the design and development stage. Further, due to the increased complexity of designs, and the yawning productivity gaps, designing products to meet specific design points in the area-time-power tradeoff analysis has become a difficult balancing act.en_US
dc.rightsNanyang Technological Universityen_US
dc.subjectDRNTU::Engineering::Computer science and engineering::Theory of computation::Analysis of algorithms and problem complexityen_US
dc.titleDesign space exploration for algorithm analysis and hardware architecture optimizationen_US
dc.typeThesisen_US
dc.contributor.supervisorThambipillai Srikanthanen_US
dc.contributor.schoolSchool of Computer Engineeringen_US
dc.description.degreeMaster of Engineering (SCE)en_US
dc.contributor.researchCentre for High Performance Embedded Systemsen_US
item.grantfulltextopen-
item.fulltextWith Fulltext-
Appears in Collections:SCSE Theses
Files in This Item:
File Description SizeFormat 
SCE_THESES_28.pdf24.68 MBAdobe PDFThumbnail
View/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.