Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/4779
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBoon, Chirn Chye.en_US
dc.date.accessioned2008-09-17T09:58:20Z-
dc.date.available2008-09-17T09:58:20Z-
dc.date.copyright2004en_US
dc.date.issued2004-
dc.identifier.urihttp://hdl.handle.net/10356/4779-
dc.description.abstractIn this thesis, the design of a fully integrated RF CMOS phase-locked loop is explored. The goal of this research is to provide solutions for the problems associated with the VCO and the frequency divider in the RF CMOS phase-locked loop.en_US
dc.rightsNanyang Technological Universityen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Semiconductors-
dc.titleNovel techniques for fully-intergrated RF CMOS phase-locked loop frequency synthesizeren_US
dc.typeThesisen_US
dc.contributor.supervisorDo, Manh Anhen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeDoctor of Philosophy (EEE)en_US
item.fulltextWith Fulltext-
item.grantfulltextrestricted-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
EEE-THESES_78.pdf
  Restricted Access
6.43 MBAdobe PDFView/Open

Page view(s) 50

488
Updated on Jul 18, 2024

Download(s) 50

20
Updated on Jul 18, 2024

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.