Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/4811| Title: | Electrical design, modelling and optimization of a low-cost wafer level chip scale package (WL-CSP) | Authors: | Low, Hong Guan. | Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Microelectronics | Issue Date: | 2003 | Abstract: | This report presented the design of a Wafer Level Chip-Scale Package (WL-CSP) using a patented UTAC’s Build Up (UBU) technology, which is a low-cost packaging process with a redistribution layer. From various papers, it had been shown that WL-CSP has superior electrical performance over conventional and advanced packages. | URI: | http://hdl.handle.net/10356/4811 | Rights: | Nanyang Technological University | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
| Appears in Collections: | EEE Theses |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| EEE-THESES_808.pdf Restricted Access | 2.8 MB | Adobe PDF | View/Open |
Page view(s) 50
363
Updated on Jun 26, 2022
Download(s)
2
Updated on Jun 26, 2022
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.