Please use this identifier to cite or link to this item:
Title: 16-bit full adder design based on cadence full-custom IC design flow
Authors: Yan, Aung Win
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2012
Abstract: This report represents the implementation of full custom IC design for 16-bit Full Adder. Full Adder circuits are basic block circuits, used not only in the arithmetic logic unit(s), but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar. Those basic logic Adder circuit largely depends on the individual transistors sizing which dominate the power consumptions and delay signal. The technology used in this report is 0.13m IBM technology. The schematics and layouts of typical CMOS logic cells, like Inverter, NAND and EXOR, are designed using with Mentor Graphics tools: Design Architect-IC & IC Station and also designed using with CADEBCE design tool. After the individual cells‘ layout is developed, Design Rule Check (DRC) and Layout versus Schematic (LVS) check are perform to ensure free of errors for final circuit using with Mentor Graphics Calibre tool. The parasitic capacitance extraction has been done using the same tool. After that the post layout simulation is performed. One-bit full Adder circuit, Four-bit full adder circuit and 16-bit full adder circuits are developed using with FPGA Advantage tools and VHDL coding. The functionality and test result are being analyzed.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
Main article3.59 MBAdobe PDFView/Open

Page view(s) 1

Updated on Apr 15, 2021

Download(s) 50

Updated on Apr 15, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.