Design and ASIC implementation of binary-to-residue converter

Abstract

This project involves the design and synthesis of improved binary-to-residue converter, also known as the forward converter, which converts an integer number from Binary Number System (BNS) representation into Residue Number System (RNS) representation.

Improvement to the design were made in the carry free additional stage, also known as the column compression stage or reduction stage, whereby counters are incorporated to perform the preliminary partial product bit accumulation before summation using adders. Additive inverse technique was also used in this stage. The proposed forward converter had implemented a Look-Up Table to facilitate compression by converting the higher partial bit product to residue value. Both residue and lower bit partial bit product will then pass thru a proposed modulus adder. This report discusses the entire application-specific integrated circuit implementation process, from RTL coding and function simulations of the proposed architecture to synthesis and timing verification of the design.