Please use this identifier to cite or link to this item:
|Title:||A full-custom IC design flow low power design using 16-bit full adder||Authors:||Lim, Valerie Ying Fang.||Keywords:||DRNTU::Engineering::Electrical and electronic engineering||Issue Date:||2012||Abstract:||As speed increases and size decreases, power dissipation per unit area is on the rise. Power dissipation became a glaring issue in IC design. Therefore, it draws down the need to learn full custom IC Electronic Design Automation (EDA). The study focuses on processes in full custom design flow in Cadance EDA based on 0.35μm technology. Comparisons were made between two 16-bit full adders of the same transistor count, 28T CMOS complementary full adder and mirror full adder. These adders were created with the implementation of full custom design flow (back end design) to project low power consumption. Simulations were carried out to determine the cause and effect of design techniques on four factors, namely, propagation delay, power consumption, power delay product (PDP) and area. Mirror full adder has outperformed the complementary full adder in all aspects.||URI:||http://hdl.handle.net/10356/49961||Rights:||Nanyang Technological University||Fulltext Permission:||restricted||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Student Reports (FYP/IA/PA/PI)|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.