Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/5036
Title: Back-end-of-line process reliability of advanced semiconductor technology
Authors: Park, Hun Sub.
Keywords: DRNTU::Engineering::Materials::Microelectronics and semiconductor materials::Nanoelectronics and interconnects
Issue Date: 2005
Abstract: The main objectives of this project are (1) to establish new test procedures for accurate wafer-level characterization of Cu electromigration behavior and low-k dielectric materials, (2) to measure the wafer-level Cu electromigration characteristics and explain them in terms of microstructural change and interfacial phenomena. The effect of copper metal lines on the device lifetime has been studied from the materials engineering point of view, (3) to study how to correlate the wafer-level reliability data with the product reliability. The wafer-level electromigration test results should be consistent with the package-level results, (4) to fully characterize a new low-k dielectric material (Black-diamond) and its influence on the electromigration reliability of the copper metal lines, (5) to identify issues arising in the integration of the backend processes, (6) to propose ideas of how to resolve integration issues resulting from the new low-k dielectric and investigate its applicability to advanced technologies.
URI: http://hdl.handle.net/10356/5036
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:MSE Research Reports (Staff & Graduate Students)

Files in This Item:
File Description SizeFormat 
MSE-RESEARCH-REPORT_8.pdf
  Restricted Access
3.09 MBAdobe PDFView/Open

Page view(s)

519
checked on Oct 1, 2020

Download(s)

10
checked on Oct 1, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.