Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/5123
Title: Process development of nanowires for off-chip interconnects
Authors: Chong, Ser Choong.
Keywords: DRNTU::Engineering::Materials::Microelectronics and semiconductor materials::Nanoelectronics and interconnects
Issue Date: 2007
Abstract: Nickel nanowires with solder cap are successfully fabricated on the test chip with well defined location. The location of the nanowires on the test chip can be pre-determined by using patterned silicon dioxide as the protective layer. The developed fabrication process of nanowires can be easily adapted in conventional IC fabrication process. XRD analysis was done on the nickel nanowires and confirmed that the Ni nanowires are polycrystalline but with a well-preferred orientation along the [111] direction. The test chip with nanowires was attached successfully on the silicon substrate using non-conductive adhesive. Electrical measurement done on the assembled test chip with nanowires indicated that the resistance of the nano-interconnects (~ 7 ?) was higher as compared to solder interconnects (less than 1 ? for similar daisy chain structure). The incomplete filling of nanowires in the bond pad and also the low nano-pores density may be the reasons behind the high resistance value.
URI: http://hdl.handle.net/10356/5123
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:MSE Theses

Files in This Item:
File Description SizeFormat 
MSE-THESES_82.pdf
  Restricted Access
10.92 MBAdobe PDFView/Open

Page view(s) 50

386
checked on Sep 27, 2020

Download(s) 10

5
checked on Sep 27, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.