Design and implementation of an image processing system on FPGA

Abstract

The median filter algorithm and the connected component labeling algorithm are the base components of many higher level image processing algorithms. In this study, an image processing system, integrated with a median filter module and a connected component labeling module, is implemented in a field programmable gate array (FPGA) device.