Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/54412
Title: Design of the low-voltage CMOS analog multiplier
Authors: Tan, Wai Kit.
Keywords: DRNTU::Engineering
Issue Date: 2013
Abstract: Analog multiplier is an important device in analog signal processing. It is widely found in many applications such as mixers, filters and oscillators. Since the current trend of Integrated Circuit Design focuses on low voltage and low power, it is desirable to design analog multipliers which can operate in low voltage environment. Although a number of multiplier architectures have been proposed, the CMOS analog multiplier with low voltage and low power features is still a challenging subject in the IC Design field. In this thesis, a four quadrant analog multiplier that operates under 1V supply using 0.18μm CMOS process is presented. The proposed multiplier can accept input voltage from -130mV to 130mV and exhibits good linearity within this range.
URI: http://hdl.handle.net/10356/54412
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
eA2127-121.pdf
  Restricted Access
2.52 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.