Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/60183
Title: Programmable divide-by-n counter for RFIC
Authors: Qi, Wen
Keywords: DRNTU::Engineering
Issue Date: 2014
Abstract: Phase-locked loop is the most widely used module in the latest generation communication systems. It can be used to synthesize frequency. One of the important blocks in a frequency synthesizer is the frequency divider. Programmable divide-by-N counter is one of the integer frequency dividers, which enables the capability of division ratio selection but works at relative high frequency. In this report, a synchronous 3-stage programmable divide-by-N frequency divider using 65 nm CMOS technology, suitable for 2.4 GHz ISM band applications was introduced. It is designed to operate at high frequency and consume low power. Simulation results show that this 3-stage programmable divide-by-N counter using 65 nm CMOS process is capable of operating up to 3.2 GHz for a 1 V power supply voltage. And at the target frequency 2.4 GHz, it has power consumption of 0.3251 mW with 1 V power supply voltage.
URI: http://hdl.handle.net/10356/60183
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP_Overall_Final_A2004_Qi_Wen.pdf
  Restricted Access
7 MBAdobe PDFView/Open

Page view(s)

139
checked on Sep 27, 2020

Download(s)

7
checked on Sep 27, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.