Please use this identifier to cite or link to this item:
Title: An investigation on flip chip underfill delamination
Authors: Lee, Bryan Sik Pong.
Keywords: DRNTU::Engineering::Manufacturing
Issue Date: 2000
Abstract: Flip chip technology provides advantages of shorter possible leads, lower inductance, higher frequency, better noise control, higher density, greater input / output (I/O), smaller device footprints, and lower profile comparably with conventional wire bond technology or face-up TAB technology. These advantages best supported with two of the fastest growing industry, telecommunication and mobile device, especially in the mobile electronic equipments like phone and hand held electronic organizer or laptop which require most of the advantage that flip chip can provide. Due to this increase in demand of flip chip, reliability of the package becomes more of a concern. The mismatches of coefficient of thermal expansion on different materials will most likely lead to fatigue crack of the package and function failure of the electronic package. Coefficient of thermal expansion difference between the silicon die and the board, the solder bumps and the die, and the difference between solder bumps and substrate causes high thermal stress on the solder bumps. Underfill is added in between the silicon and the FR4 board in order to reduce the thermal stress at the solder joint, and therefore to increase fatigue life of the solder bumps because of the global thermal expansion mismatch between the silicon chip and the FR-4 PCB.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:MAE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
9.01 MBAdobe PDFView/Open

Page view(s) 1

checked on Oct 19, 2020

Download(s) 1

checked on Oct 19, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.