Please use this identifier to cite or link to this item:
Title: Dual-modulus prescalars design for RFIC
Authors: Wang, Peng
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2014
Abstract: This project focused on the design and simulation of dual-modulus prescalars for 4 GHz to 12 GHz low power radar system applications using TSMC 65nm technology. Different topologies of True Single-Phase Clock (TSPC) prescalars and Current Mode Logic (CML) prescalars were investigated. The operating frequency of these prescalars was mainly ranging from 6 GHz to 10 GHz. The power consumption of TSPC prescalars was approximately 0.1 mW with 1 V supply voltage, while the power consumption of CML prescalars was approximately 1.5 mW with 1 V supply voltage.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
final FYP report - Wang Peng.pdf
  Restricted Access
1.89 MBAdobe PDFView/Open

Page view(s)

checked on Sep 26, 2020


checked on Sep 26, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.