Please use this identifier to cite or link to this item:
Title: Poly-si nanowire based thin film transistors
Authors: Le, Tien Thanh
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Nanoelectronics
Issue Date: 2010
Abstract: This report compiled all the works that had been done by the author during his Final Year Project subject to fulfill the course requirement under School of Electrical and Electronic Engineering (EEE), Nanyang Technological Univeristy. It mainly consists of 1 main project and 2 sub-projects as briefly described below. Main project: Device fabrication and characterization of a polycrystalline silicon (poly- Si) vertical nanowire (VNW) based Thin Film Transistor (TFT). This part of the report demonstrates the fabrication process as well as device characterization of an inverter. With the NMOS to PMOS ratio of 1:1, the inverter exhibits very good performance with high drive current (~100μA/μm), good subthreshold slope (SS ~80-100mV/dec), low drain-induced barrier lowering (DIBL ~20-60mV/V) and high ION/IOFF ratio (~107). Together with good uniformity, this enables the device to be compatible for system on panel driving circuitry fabrication. CMOS compatible VNW devices could also realize 3D integration that will further improve device packing density and at the same time reduce power consumption.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
2.61 MBAdobe PDFView/Open

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.