Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/62023
Title: | Low power 16-bit multiplier design | Authors: | Heng, Zeng An | Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits | Issue Date: | 2014 | Abstract: | The aim of this project is to investigate the design of different 16-bit CMOS Multiplier based on different logic and its implementation for portable low power applications. Arithmetic circuits such as digital adders and multipliers are used extensively in digital signal processor for filtering applications. In a digital multiplier, the addition of the partial products is normally carried out by a group of Half-Adders and Full-Adders. To reduce the delay and power dissipation of the multiplier, a 4-to-2 adder (comprises 2 Full-Adders) has recently been proposed to perform the partial product additions. In this project, the 16-bit CMOS multipliers architecture based on different types of adders will be investigated and developed using the VHDL code. The appropriate parameter values will be determined through behavioural simulations. The design could then be implemented into a FPGA for functional evaluation. Students will learn knowledge in IC design, Hspice, and VHDL code. | URI: | http://hdl.handle.net/10356/62023 | Schools: | School of Electrical and Electronic Engineering | Rights: | Nanyang Technological University | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Student Reports (FYP/IA/PA/PI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
low power 16-bit multiplier.pdf Restricted Access | 8.87 MB | Adobe PDF | View/Open |
Page view(s)
340
Updated on Mar 28, 2024
Download(s) 50
30
Updated on Mar 28, 2024
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.