Please use this identifier to cite or link to this item:
Title: Automation and optimization of a CUDA to FPGA high level synthesis tool
Authors: Tan, Nguyen Quoc Duy
Keywords: DRNTU::Engineering::Computer science and engineering::Hardware
Issue Date: 2015
Abstract: In this report, I will show that the current CUDA-to-FPGA (FCUDA) flow has been tested with a good set of CUDA kernels collecting from NVIDIA CUDA SDK, Parboil Benchmark suite, and Rodinia Benchmark suite. The testing flows will be discussed thoroughly along with many optimization decisions. It also includes some guidelines of using FCUDA to translate a CUDA kernel to a sequential C code by inserting correct FCUDA-specific pragmas in the CUDA kernel code. The report will also demonstrate a simple flow of integrating FCUDA onto a real System-on-a-Chip (SoC) platform, for example, the Zynq 7000 Zedboard from Xilinx. This achievement is significant as it brings the project to a higher level: hardware platform integration.
Schools: School of Computer Engineering 
Research Centres: Centre for High Performance Embedded Systems 
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
952.06 kBAdobe PDFView/Open

Page view(s)

Updated on Jun 16, 2024

Download(s) 50

Updated on Jun 16, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.