Please use this identifier to cite or link to this item:
Title: High-Speed ADC
Authors: Lu, Qian Qian
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2015
Abstract: As an interface of analog and digital domain, high-speed ADC with moderate-to-high resolution and low power consumption is expected in many applications. In this final year project, a fully differential SAR ADC is designed and implemented in Global Foundries 65nm CMOS process. It consists of a dynamic comparator with offset calibration, binary-weighted capacitive array with attenuation capacitor and SAR control logic circuit. The simulation results show that with sampling frequency 166MHz, this ADC can achieve a SNDR of 47.27dB and ENOB of 7.56bits at 82.1MHz input frequency and SNDR of 49.50dB and ENOB of 7.93bits at 3.9MHz input frequency. The peak-to-peak voltage of differential input signal is 0.6V with common mode voltage 900mV. The ADC consumes 2.3mW at 1.2V supply voltage. It achieves an FOM of 54.75fJ/conversion-step.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
LQQ_FYP Report final_submitted.pdf
  Restricted Access
FYP report2.06 MBAdobe PDFView/Open

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.