Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/63911
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Su, Li Wei | - |
dc.date.accessioned | 2015-05-20T03:44:27Z | - |
dc.date.available | 2015-05-20T03:44:27Z | - |
dc.date.copyright | 2015 | en_US |
dc.date.issued | 2015 | - |
dc.identifier.uri | http://hdl.handle.net/10356/63911 | - |
dc.description.abstract | Class-D amplifier is a switching amplifier and mostly is also called a Pulse Width Modulation (PWM) amplifier. It can operate with the switches either fully off or fully on so that its efficiency can be very high. With the development of Class-D amplifier, now it is widely used in many systems such as speakers, motors, audio and various transducers. This report has designed a power stage of Class-D amplifier with full-bridge configuration. Because the Class-D amplifier is still at study phase, there are so many opportunities to improve and apply. The design in this report is able to amplifier the audio signal and has a small Total Harmonic Distortion (THD) level. It can be applied to some audio systems. Moreover, after reading many literatures, in this report, it introduces the basic principles of Class-D amplifier such as PWM, AD and BD modulations and THD. It also makes some comparisons. For instance, comparing Class-D with Class-A amplifier, Class-B amplifier and Class-AB amplifiers. Full-bridge Class-D is compared with full-bridge Class-D. Virtuoso Platform that is provided by Cadence conducts all the circuit designs and simulations. The process of Global Foundries 0.18 μm CMOS is selected in the design. | en_US |
dc.format.extent | 67 p. | en_US |
dc.language.iso | en | en_US |
dc.rights | Nanyang Technological University | - |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits | en_US |
dc.title | The power stage design of class - D amplifier | en_US |
dc.type | Final Year Project (FYP) | en_US |
dc.contributor.supervisor | Yu Jun | |
dc.contributor.supervisor | Goh Wang Ling | en_US |
dc.contributor.school | School of Electrical and Electronic Engineering | en_US |
dc.description.degree | Bachelor of Engineering | en_US |
item.grantfulltext | restricted | - |
item.fulltext | With Fulltext | - |
Appears in Collections: | EEE Student Reports (FYP/IA/PA/PI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
FYP final report by SU LIWEI.pdf Restricted Access | Main report | 3.78 MB | Adobe PDF | View/Open |
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.