Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/6404
Title: Job scheduling of batch furnace processing in semiconductor wafer fab using simulation approach
Authors: Subramanian Harhara Subramanian.
Keywords: DRNTU::Engineering::Manufacturing::Production management
Issue Date: 2003
Abstract: Semiconductor wafer fabrication is the most technologically complex and capital intensive phase in semiconductor manufacturing. In semiconductor wafer fab, furnaces are used for diffusion and deposition operations. A furnace is a batch-processing machine, which can simultaneously process a number of lots together as a batch.
URI: http://hdl.handle.net/10356/6404
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:MAE Theses

Files in This Item:
File Description SizeFormat 
MAE-THESES_858.pdf
  Restricted Access
2.07 MBAdobe PDFView/Open

Page view(s) 5

259
checked on Oct 19, 2020

Download(s) 5

3
checked on Oct 19, 2020

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.