Please use this identifier to cite or link to this item:
Title: Low power CMOS and adiabatic arithmetic units
Authors: Meng, Xing
Keywords: DRNTU::Engineering
Issue Date: 2014
Abstract: In these years, logic circuits intend to develop towards low energy consumption. Therefore, adiabatic logic was brought up to tackle the problem. In this dissertation, adiabatic theory was introduced and adiabatic logic's, including ECRL, CEPAL and CAL were presented and simulated in Cadence. Power Consumption were compared in various periods. Then five 1-bit adders, conventional CMOS, dynamic, CEPAL, ECRL and CAL were simulated. Power consumption in different supply voltages and periods were compared. Then, 8-bit adders using adiabatic logic's were designed and simulated. At last, conclusions were drawn from the simulation results.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
Main report5.43 MBAdobe PDFView/Open

Page view(s) 50

checked on Sep 22, 2020

Download(s) 50

checked on Sep 22, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.