Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/65067
Full metadata record
DC FieldValueLanguage
dc.contributor.authorZhang, Yun-
dc.date.accessioned2015-06-12T08:54:30Z-
dc.date.available2015-06-12T08:54:30Z-
dc.date.copyright2014en_US
dc.date.issued2014-
dc.identifier.urihttp://hdl.handle.net/10356/65067-
dc.description.abstractLow-density parity-check code (LDPC code) is a kind of linear block error-correcting code defined by sparse matrices. When the code is long enough, the performance of LPDC codes is even better than Turbo codes, which has made it a strong competitor of the fourth-generation communication systems ( 4G). It has been adopted by many advanced standards, such as digital video broadcasting (DVB-S2). In recent years, LDPC codes have become one of the hottest topics in the field of error-correcting codes. This dissertation shows studies on the theory of encoding and decoding algorithms of LDPC codes and its hardware design and implementation. The main decoding algorithms introduced in this dissertation are Bit-Flipping algorithm, Sum-Product algorithm and Min-Sum algorithm. These algorithms decide the architecture and performance of the decoder. There are mainly three architectures. They are fully parallel, row-parallel and block-parallel architectures. Current research work on LDPC decoders mainly focuses on four aspects: structured LDPC codes, error floor reduction, reconfigurable decoder design and routing congestion reduction. According to the Tanner graph, the processors of the rows and columns are connected directly in a fully parallel decoder, which could provide high through puts. However, implementing the decoder is quite challenging due to the high interconnect complexity in terms of row and column processors. To solve this problem, a method called "Split-Row" is proposed, which significantly reduce processor logical complexity, local and global interconnections. Finally, a fully parallel decoder is implemented by using Verilog HDL, according to corresponding structures.en_US
dc.format.extent74 p.en_US
dc.language.isoenen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen_US
dc.titleReconfigurable baseband design for multi-mode, multi-rate wireless communicationen_US
dc.typeThesis
dc.contributor.supervisorGoh Wang Lingen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Scienceen_US
item.fulltextWith Fulltext-
item.grantfulltextrestricted-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
ZHANG_YUN_2014.pdf
  Restricted Access
6.69 MBAdobe PDFView/Open

Page view(s)

371
Updated on Jul 14, 2024

Download(s)

6
Updated on Jul 14, 2024

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.