Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/65095
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPrasanna Dhayalan
dc.date.accessioned2015-06-15T01:45:25Z
dc.date.available2015-06-15T01:45:25Z
dc.date.copyright2014en_US
dc.date.issued2014
dc.identifier.urihttp://hdl.handle.net/10356/65095
dc.description.abstractSpeed and density IC devices have seen exponential growth in the past few decades. Especially in energy constrained devices like laptops, mobiles and other portable devices improving the battery lifetime is a major challenge faced. By designing low power IC components, we can improve the overall battery life. Adder circuit is the critical component in any processor. The performance of the whole system depends upon Adder for a great extent. Thus, in order to reduce the power consumption of a Processor, it is necessary to design low power adder circuits. Several logic styles are available to design low power adder circuits. Dynamic and differential logic adders are significant because of their faster response and low power consumption. In my project, emphasis has been given on low power Dynamic and differential logic adders. They show better characteristics in terms of power consumption and response time. Several dynamic and differential logic styles are taken into study. Performance parameters: power consumption and delay time are measured and taken for my study. Dynamic and differential logic devices are compared with static CMOS, Pass transistor and hybrid CMOS logic adders and Data driven dynamic adder. All the simulations are done in Cadence environment using CSM 65nm CMOS technology.en_US
dc.format.extent91 p.en_US
dc.language.isoenen_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Electronic circuitsen_US
dc.titlePerformance analysis and comparison of low power dynamic and differential CMOS logic adder circuitsen_US
dc.typeThesis
dc.contributor.supervisorLau Kim Teenen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Electronics)en_US
item.fulltextWith Fulltext-
item.grantfulltextrestricted-
Appears in Collections:EEE Theses
Files in This Item:
File Description SizeFormat 
PRASANNA_DHAYALAN_2014.pdf
  Restricted Access
8.92 MBAdobe PDFView/Open

Page view(s)

130
Updated on Jan 21, 2021

Download(s) 50

22
Updated on Jan 21, 2021

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.