Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/65907
Title: Dual-rail CMOS circuits
Authors: Zhang, Beixi
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2016
Abstract: Dual-rail CMOS logic, also called as differential CMOS logic handles both true and complementary signals at any time. Various dual-rail CMOS logic styles have been designed and explored, including differential cascade voltage switch logic (DCVSL), complementary pass-transistor logic (CPL), differential cascade voltage switch with pass-gate (DCVSPG) logic, and double pass-transistor logic (DPL). These kinds of dual-rail CMOS logic will be simulated by Cadence. The simulation results and application of the dual-rail CMOS circuits in full adder are also presented in this dissertation, which will be tested by simulating circuits with Cadence.
URI: http://hdl.handle.net/10356/65907
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
Zhang Beixi.pdf
  Restricted Access
4.7 MBAdobe PDFView/Open

Page view(s)

361
Updated on Jun 18, 2024

Download(s) 50

25
Updated on Jun 18, 2024

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.